

Dual P-Channel 20 V (D-S) MOSFET

DESCRIPTION


The attached SPICE model describes the typical electrical characteristics of the p-channel vertical DMOS. The subcircuit model is extracted and optimized over -55 °C to 125 °C temperature ranges under the pulsed 0 V to 5 V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched C_{gd} model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

CHARACTERISTICS

- P-channel vertical DMOS
- Macro model (subcircuit model)
- Level 3 MOS
- Apply for both linear and switching application
- Accurate over -55 °C to 125 °C temperature range
- Model the gate charge

SUBCIRCUIT MODEL SCHEMATIC



Note

- This document is intended as a SPICE modeling guideline and does not constitute a commercial product datasheet. Designers should refer to the appropriate datasheet of the same number for guaranteed specification limits









SPECIFICATIONS ($T_J = 25\text{ }^{\circ}\text{C}$, unless otherwise noted)					
PARAMETER	SYMBOL	TEST CONDITIONS	SIMULATED DATA	MEASURED DATA	UNIT
Static					
Gate threshold voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}$, $I_D = -250\text{ }\mu\text{A}$	0.70	-	V
Drain-source on-state resistance ^a	$R_{DS(on)}$	$V_{GS} = -4.5\text{ V}$, $I_D = -5\text{ A}$	0.0160	0.0167	Ω
		$V_{GS} = -2.5\text{ V}$, $I_D = -4\text{ A}$	0.0221	0.0218	
		$V_{GS} = -1.8\text{ V}$, $I_D = -2.5\text{ A}$	0.0321	0.0285	
Forward transconductance ^a	g_{fs}	$V_{DS} = -10\text{ V}$, $I_D = -5\text{ A}$	32	32	S
Diode forward voltage	V_{SD}	$I_S = -7.6\text{ A}$	-0.80	-0.80	V
Dynamic ^b					
Input capacitance	C_{iss}	$V_{DS} = -10\text{ V}$, $V_{GS} = 0\text{ V}$, $f = 1\text{ MHz}$	3110	2565	pF
Output capacitance	C_{oss}		293	260	
Reverse transfer capacitance	C_{rss}		271	240	
Total gate charge	Q_g	$V_{DS} = -10\text{ V}$, $V_{GS} = -4.5\text{ V}$, $I_D = -9.5\text{ A}$	24	28	nC
			15	15.9	
Gate-source charge	Q_{gs}	$V_{DS} = -10\text{ V}$, $V_{GS} = -2.5\text{ V}$, $I_D = -9.5\text{ A}$	4	3.5	
Gate-drain charge	Q_{gd}		5	5.6	

Notes

- a. Pulse test; pulse width $\leq 300\text{ }\mu\text{s}$, duty cycle $\leq 2\%$
b. Guaranteed by design, not subject to production testing



COMPARISON OF MODEL WITH MEASURED DATA ($T_J = 25^\circ\text{C}$, unless otherwise noted)



Note

- Dots and squares represent measured data

Copyright: Vishay Intertechnology, Inc.