



7 V (D-S), N-Channel Switch in WCSP3

WCSP3 0.96 x 0.96



Top View



Bottom View

PRODUCT SUMMARY

V _{DS} (V)	R _{DS(on)} (mΩ) MAX.	I _D (A)	Q _g (TYP.)
7	20 at V _{GS} = 3 V	5	2.5 nC
	21.6 at V _{GS} = 2.65 V	5	
	22 at V _{GS} = 2.1 V	5	
	29 at V _{GS} = 1.8 V	1	


FEATURES

- Ultra compact 0.96 mm x 0.96 mm outline
- Ultra thin; 0.27 mm
- Low gate drive voltage
- ESD protection: 7 kV HBM, 1 kV CDM
- Material categorization: for definitions of compliance please see www.vishay.com/doc?99912


RoHS
COMPLIANT
HALOGEN
FREE

APPLICATIONS


- Low side load switching with minimized voltage drop
- Smart phones, tablet, portable media players



ORDERING INFORMATION

Package	WCSP3 0.96 x 0.96
Lead (Pb)-free and halogen-free	SiP32481DB-T2-GE1

PART MARKING INFORMATION



- = designates location of the gate pin
- XY = part number code (AA for SiP32481)
- W = week code


ABSOLUTE MAXIMUM RATINGS (T_A = 25 °C, unless otherwise noted)

PARAMETER	SYMBOL	LIMIT	UNIT
Drain-source voltage	V _{DS}	7	V
Gate-source voltage °	V _{GS}	± 7	
Continuous drain current, V _{GS} = 2.65 V	I _D	T _A = 25 °C	6.5 ^a
		T _A = 70 °C	5.2 ^a
		T _A = 25 °C	3.9 ^b
		T _A = 70 °C	3.1 ^b
Pulsed drain current (t = 300 μs), V _{GS} = 2.65 V	I _{DM}	20	A
Maximum power dissipation, V _{GS} = 2.65 V	P _D	T _A = 25 °C	1.3 ^a
		T _A = 70 °C	0.86 ^a
		T _A = 25 °C	0.47 ^b
		T _A = 70 °C	0.3 ^b
Operating junction temperature range	T _J	-40 to +150	°C
Storage temperature range	T _{stg}	-55 to +150	
Soldering recommendation (peak temperature)		260	
ESD / HBM	ESD / HBM	7000	V
ESD / CDM	ESD / CDM	1000	


THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	CONDITION	LIMIT		UNIT
			TYP.	MAX.	
Junction to ambient	R _{thJA}	Steady state, test board a	75	93	°C/W
		t = 10 s, test board a	45	56	
		Steady state, test board b	210	262	
		t = 10 s, test board b	154	192	

Notes

- a. Surface mounted on 1.5" x 1.5" FR4 board with single sided 1" x 1" 2 oz. copper
b. Surface mounted on 1.5" x 1.5" FR4 board with minimum 2 oz. copper pad

BOARD LAYOUTS


Test board a, 75 °C/W (typical)



Test board b, 210 °C/W (typical)



SPECIFICATIONS (T _J = 25 °C, unless otherwise noted)						
PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Static						
Drain-source breakdown voltage	V _{DS}	V _{GS} = 0 V, I _D = 250 μA	8	-	-	V
Gate-source threshold voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250 μA	0.45	-	0.8	
Gate-source leakage	I _{GSS}	V _{DS} = 0 V, V _{GS} = ± 5.5 V	-0.2	-	0.2	μA
On-state drain current ^a	I _{D(on)}	V _{DS} = 5.5 V, V _{GS} = 4.5 V	10	-	-	A
Zero gate voltage drain current	I _{DSS}	V _{DS} = 5.5 V, V _{GS} = 0 V, T _J = 25 °C	-	0.02	1	μA
		V _{DS} = 5.5 V, V _{GS} = 0 V, T _J = 85 °C	-	-	1.8	
		V _{DS} = 5.5 V, V _{GS} = 0 V, T _J = 125 °C	-	-	18	
		V _{DS} = 5.5 V, V _{GS} = 0 V, T _J = 150 °C	-	35	72	
Drain-source on-state resistance ^a	R _{DS(on)}	V _{GS} = 3 V, I _D = 5 A, T _J = 25 °C	-	13	20	mΩ
		V _{GS} = 3 V, I _D = 5 A, T _J = 150 °C	-	19.6	31	
		V _{GS} = 2.65 V, I _D = 5 A, T _J = 25 °C	-	13.8	21.6	
		V _{GS} = 2.65 V, I _D = 5 A, T _J = 150 °C	-	21	31.3	
		V _{GS} = 2.1 V, I _D = 5 A, T _J = 25 °C	-	15.2	22	
		V _{GS} = 2.1 V, I _D = 5 A, T _J = 150 °C	-	23.9	38	
		V _{GS} = 1.8 V, I _D = 5 A, T _J = 25 °C	-	17.5	29	
		V _{GS} = 1.8 V, I _D = 1 A, T _J = 150 °C	-	-	45	
Forward transconductance ^a	g _{fs}	V _{DS} = 4 V, I _D = 1 A	-	9	-	S
		V _{DS} = 5.5 V, I _D = 4 A	-	20	-	
Dynamic ^b						
Input capacitance	C _{iss}	V _{DS} = 4 V, V _{GS} = 0 V, f = 1 MHz	-	450	680	pF
Output capacitance	C _{oss}	V _{DS} = 4 V, V _{GS} = 0 V, f = 1 MHz	-	293	-	
Reverse transfer capacitance	C _{rss}		-	91	-	
Total gate charge	Q _g	V _{DS} = 4 V, I _D = 4 A, V _{GS} = 3 V	-	2.7	-	nC
Gate-source charge	Q _{gs}		-	0.63	-	
Gate-drain charge	Q _{gd}		-	0.76	-	
Gate resistance	R _g	V _{GS} = 0.1 V, f = 1 MHz	-	0.73	-	Ω
Turn-on delay time	t _{d(on)}	V _{DS} = 4 V, R _L = 2 Ω, V _{GEN} = 2.5 V, R _g = 1 Ω	-	-	20	ns
Rise time	t _r		-	-	30	
Turn-off delay time	t _{d(off)}		-	-	80	
Fall time	t _f		-	-	20	
Drain-Source Body Diode Characteristics						
Continuous source-drain diode current	I _S	T _A = 25 °C	-	-	1.5	A
Pulse diode forward current ^b	I _{SM}	t = 300 μs, at 25 °C	-	-	10	
Body diode voltage	V _{SD}	I _S = 1.5 A, V _{GD} = 0 V	-	0.65	1.2	V
Body diode reverse recovery time ^b	t _{rr}	I _F = 2 A, di/dt = 100 A/μs, T _J = 25 °C	-	102	200	ns
Body diode reverse recovery charge ^b	Q _{rr}		-	0.03	0.1	nC
Reverse recovery fall time ^b	t _a		-	17	-	ns
Reverse recovery rise time ^b	t _b		-	85	-	


Notes

- a. Pulse test: pulse width $\leq 300\text{ }\mu\text{s}$, duty cycle $\leq 2\%$
b. Guaranteed by design, not subject to production testing


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Gate Current vs. Gate-to-Source Voltage




On-Resistance vs. Drain Current and Gate Voltage




Output Characteristics



Capacitance




Transfer Characteristics




Gatecharge




TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Transconductance




Forward Diode Voltage




$R_{DS(on)}$ - On-Resistance (Normalized) vs. Junction Temperature






On-Resistance vs. Gate-to-Source Voltage



Threshold Voltage vs. Junction Temperature




Single Pulse Power, Junction-to-Ambient

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)

Safe Operating Area, Junction-to-Ambient

Current Derating ^a

Power Derating ^a
Note


- The power dissipation P_D is based on $T_A \text{ max.} = 150\text{ }^{\circ}\text{C}$, using junction-to-ambient thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.



TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient (Test Board a)



Normalized Thermal Transient Impedance, Junction-to-Ambient (Test Board b)

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package / tape drawings, part marking, and reliability data, see www.vishay.com/ppg?75939



Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Vishay products are not designed for use in life-saving or life-sustaining applications or any application in which the failure of the Vishay product could result in personal injury or death unless specifically qualified in writing by Vishay. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.